Forum Post: RE: Test L2 ECC error handling
RKU,I'm not aware of any method for intentionally injecting errors into the L1 or L2 of the Cortex A8. Since the cache is not memory mapped there's no way to access it. I've emailed ARM to see if...
View ArticleForum Post: OMAP35x SGX graphics omap-demo failling
Hi,quick summary of what I have done:1- Download Graphics_SDK_setuplinux_4_10_00_01.bin 2- Cross compile it with kernel 3.4.68 (disable 3.2 section for 3.4 in...
View ArticleForum Post: RE: AM335x Starter Kit Capacitive Touch Screen
Hello Ram, I am having trouble to integrate the same display. I don't get any picture. Can you sent me your modifications or the image.Please sent this to email@friesenundminuth.deThank you
View ArticleForum Post: RE: Smart Reflex Support for AM335x + TPS65217
PSB -- I got the complete scoop from our Product Engineering team. Here's the summary:PG1.0 silicon does not have the Smart Reflex values. (None of them...)PG2.1 silicon has the Smart Reflex values....
View ArticleForum Post: RE: DDR3 leveling procedure (code or algorithm)
Hi Todd,Could you please share the c code you wrote for DDR3 software leveling. I have hard time to get my custom board with optimum DDR3 phy value. I tried the DDR3_slave_ratio_search_auto.out file...
View ArticleForum Post: RE: AM335x minimum clocking speed
I will add a few additional comments related to your question.You are correct, the MPU/CORE boundary crossing was considered during AM335x design. The design was validated based on use cases that...
View ArticleClik here to view.
Forum Post: Boot android on beaglebone black from SD card
I am trying to boot Android on to a Beaglebone Black system. Hardware:Beaglebond black Rev A5C with Angstrom loaded4D system resistive touch LCD cape (4DCAPE-43T)5V power supplyUSB connected to Host PC...
View ArticleForum Post: RE: USB on cape for beaglebone black
It's not possible to interface to USB via the cape connectors.USB is highly sensitive to signal integrity issues...connecting un-terminated interface signals to the cape connector (in addition to the...
View ArticleForum Post: RE: U-Boot Pause
We added in a set of debug messages to narrow down where U-Boot is pausing. Here's what our code: printf ("%s: cjxxx probe b\n", __func__); for (i = 0; i < 5000; i++) { } printf ("%s:...
View ArticleForum Post: RE: GPMC disabled after MMU initialization.
Ah Yes, ALL memory accesses.I didn't think the GPMC was used with the MMU mapping. I will map it up.Thank you.
View ArticleForum Post: RE: AM335x GPMC phantom chip select generation
Please double-check your MMU mappings. I've seen issues very similar to this that were due to the GPMC mapping not being properly configured as device or strongly ordered. If that's the case then you...
View ArticleForum Post: RE: Configuring BeagleBone White and OpenGL
Hi Patrick,I would like to create an OpenGL application for the beaglebone using Qt. I wonder whether your way works for me?Also, I would be glad if you could make a list in order to explain...
View ArticleForum Post: RE: McBSP3 reproducing only mono I2S audio
Hi Rosario, Perhaps this post can help: http://e2e.ti.com/support/arm/sitara_arm/f/791/t/140776.aspx
View ArticleForum Post: RE: AM3359: Unable to boot MLO/Uboot using 8-bit NAND
Hi Frank, This is very strange. This means that the ROM code is completely disregarding NAND boot. I have sent you a friend request with my e-mail. Please take a look at it.
View ArticleForum Post: RE: AM3517 gpio wakeup enable
Hi,are you able to resume the board from UART? If so check if IRQ counter increments before and after suspend.I notice that in your other post...
View ArticleForum Post: RE: issue about successive access to gpmc
Hi, BiserThanks for your help. The issue is fixed, :-DBRCheng Shi
View ArticleForum Post: RE: Adding second USB Host device? Linux question?
Our problem was tied into the defect in the AM3715 USB section.See here:http://e2e.ti.com/support/embedded/linux/f/354/p/207878/737478.aspx#737478Once that was working (we added a USB hub chip to the...
View ArticleForum Post: RE: Test L2 ECC error handling
ARM confirms that injecting errors into the Cortex A8 cache is not possible. They also mentioned that this is a feature of the Cortex R series.
View ArticleForum Post: RE: AM335x Starter Kit Capacitive Touch Screen
Hi Thomas,I have posted all code pertaining to display in this thread already.If it is the same display, find the da8xxfb.c file posted by me here and the boardconfig file from me and replicate the...
View ArticleForum Post: RE: AM335x: USB Babble Interrupt upon USB remote wakeup
Here is feedback from the factory team: "TI does not officially support mainline 3.13 kernel yet, especially on the USB module. It is better to run the same test with TI SDK 3.2 kernel (note: not...
View Article