[quote user="Matthijs van Duin"]I also suspect you may need to set bit 31 of the control module's ddr_io_ctrl register to prevent the DDR_RSTn signal from being asserted, but I'm not sure about this one.[/quote]
Yes, you should set that bit for DDR3. It's not needed for DDR2 since DDR2 doesn't have this signal.
