Quantcast
Channel: Processors
Viewing all articles
Browse latest Browse all 149806

Forum Post: RE: CCS/66AK2G12: About DDR3 data bus width change

$
0
0
User, All DDR implementations require customized hardware and software commissioning. You will need to adjust more than just the NM register field. Please refer to the KeyStone II DDR3 Interface Bring-Up Application Report (SPRACM0) available from the 66AK2G12 product page at the link below. There are other application reports and tools linked within this document that support this commissioning. Please provide a report showing that the length matching rules have been met in the layout and a version of the REG_CALC spreadsheet with the values from the SDRAM datasheet. Tom

Viewing all articles
Browse latest Browse all 149806

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>