I was told the EN_32KCLK bit of the RTC_OSC_REG register controls a clock gate that sits behind the clock multiplexer controlled by the SEL_32KCLK_SRC bit of the RTC_OSC_REG register. So the EN_32KCLK bit should also be set high to enable the clock gate.
Regards,
Paul