Forum Post: RE: problem of GPMC comunicate with fpga

Please check if you fulfill this requirement: WRACCESSTIME must be set so that the wait pin is at a valid state two GPMC clock cycles before WRACCESSTIME completes (see section 7.1.3.3.8.3.3 of the AM335X TRM Rev. K).